Rewiring has been used extensively for optimizing the area, the power consumption, the delay, and the testability of a circuit. In this work, we demonstrate how rewiring can also be used for reducing the Soft Error Rate (SER). We employ an ATPG-based rewiring method to generate functionally-equivalent yet structurally-different implementations of a logic circuit based on simple transformation rules. This rewiring capability, along with an off-the-shelf methodfor assessing the SER ofa circuit, enable the integration of the SER in a unified search algorithm that iteratively evolves the design in order to satisfy a given set of objectives. Experimental results on ISCAS'89 and ITC'99 benchmark circuits verify that rewiring can indeed be successfully used to reduce the SER of a circuit and, thus, it facilitates a design-space exploration framework for trading off area, power consumption, delay, testability, and SER.
Introduction
Soft errors are emerging as a serious reliability threat to the operation of logic circuits. When high-energy neutrons or alpha particles strike a sensitive region in a semiconductor device, they generate a Single Event Transient (SET) which may alter the state of the system, resulting in a soft error. Whereas soft errors have traditionally been of much greater concern in memories, smaller feature sizes, lower voltage levels, higher operating frequencies, and reduced logic depth are projected to cause a dramatic increase in soft error failure rate in core combinational logic in sub-lOOnm technologies [1] . Thus, designers are faced with the challenging task of implementing appropriate reliability mechanisms to shield electronic circuits against soft errors.
To this end, various methods have been proposed in the literature [2, 3, 4, 5, 6, 7, 8, 9, 10, 11] to reduce the Soft Error Rate (SER) of a circuit and, thus, improve its reliability. The idea behind most of these methods revolves around developing solutions at the physical level, wherein individual transistor characteristics are perturbed to reduce the sensitivity of logic gates to SETs. While these methods are particularly * The author is supported through a scholarship from Kuwait University. Toronto, Ontario M5S 3G4, Canada effective in reducing the SER of a design, they are technology dependent, i.e. they rely on information available only after mapping of a circuit to a target technology. In contrast, in this work we are interested in investigating technologyindependent methods, i.e. logic-level methods that select, among the many possible gate-level implementations of a circuit, the one that minimizes its SER. While such logiclevel methods cannot benefit from the detailed information available at the physical level, and, thus, may not be able to provide comparable levels of SER reduction, they offer two unique advantages. First, they enable design modifications for SER reduction that are equally effective independent of the technology to which the circuit will be mapped. Second, they provide the ability to consider SER as a design objective much earlier in the design cycle. Moreover, the mechanisms through which soft errors can be averted at the logic level are typically orthogonal to those at the physical level; hence, logic-level SER reduction methods do not intend to substitute their physical-level counterparts but, rather, to provide a better starting point. Yet the literature lacks solutions for reducing the SER of a circuit at the logic level.
In this paper, we propose a systematic logic-level SER reduction method through the use of rewiring. Rewiring methods have been extensively used for transforming a logic circuit to meet design constraints such as minimizing area [12, 13, 14] , reducing power consumption [15] , satisfying timing requirements [16, 17] , and improving testability [18] .
Herein, we also demonstrate how rewiring can be used to minimize the soft error rate of a design. Thus, we advocate that rewiring can be used as the cornerstone of a common framework for exploring the trade-off space between area, power consumption, delay, testability, and SER. We start, in Section 2, by describing an ATPG-based rewiring method which we use to generate functionally-equivalent yet structurally-different gate-level circuit implementations through a set of simple transformation rules. We then illustrate using simple examples, in Section 3, how these transformation rules may reduce the soft error rate of a circuit. Then, in Section 4, we propose an algorithm which evolves a design through iterative selection of rewiring operations, in order to optimize a cost function reflecting both the soft error rate and the rest of the design parameters of a circuit. Finally, in Section 5, we evaluate the proposed method using ISCAS'89 and ITC'99 benchmarks.
ATPG-based Rewiring
Circuit Err;o=
The underlying principle of rewiring is the exploration of the space of functionally-equivalent but structurally-different implementations of a circuit, in order to optimize a given cost function. Typically, rewiring methods [12, 13, 14, 15, 16, 17, 18, 19, 20, 21] target a wire that violates some constraint(s), called the target wire, and delete it from the implementation. Subsequently, they apply the transformations necessary for correcting the functionality of the design.
For the purpose of the work described in this paper, we use as a starting point the ATPG-based rewiring method described in [22] . This method first introduces a design error based on a subset of the common design error models proposed in [23] . In particular, this rewiring tool supports the following design error models, which are illustrated in Fig. 1 Finally, the corrections are verified using ATPG. Verification is necessary since the DEDC algorithm ensures the validity of a correction using a subset of the complete input vector space and, therefore, the corrections returned are only valid for this particular subset of vectors [24] . Details regarding the implementation of the ATPG-based verification step are beyond the scope of this paper and can be found in [22] .
Impact of Rewiring on SER
The SER of a combinational circuit is proportional to three factors [1, 25] : i) the rate of occurrence of an SET at a gate (RSET), ii) the probability of an SET reaching an output based on the current inputs to the circuit (P8,1n,), and iii) the probability that an SET is latched in a storage element (latch). Among these factors, rewiring primarily impacts PSS.,. The probability of an SET reaching an output, Psens, is measured by performing fault-simulation of the circuit for that SET and computing the percentage of times that the output responses were erroneous. Since rewiring changes the sensitization paths through which SETs may propagate to the outputs, the Psen,s of any given SET may either increase or decrease, depending on the activation likelihood of its new sensitization paths. Thus, in order to assess the effectiveness of a rewiring operation, its impact on the P,,,, of all SETs in the circuit should be taken into account [25, 26] . Throughout this work, computation of the SER is performed using SERA [26] , which takes into account all the aforementioned factors.
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Missing Input Wire Error Model
In the missing input wire error model, the target wire is removed from the circuit and the DEDC algorithm rectifies the design using a single correcting operation. The Psens of any wire may either increase or decrease in the corrected circuit and, thus, the aggregate impact might be favorable, reducing the SER of the circuit. For example, in the circuit shown in 
Incorrect Input Wire Error Model
In the incorrect input wire error model, the target wire is replaced by another wire in the circuit and the DEDC algorithm rectifies the design using a single correcting operation. Thus, the arbitrary impact on the Pserts of the wires in the corrected circuit may result in an overall reduction of the SER. For example, in the circuit shown in Fig. 2 
Gate Replacement Error Model
The gate replacement error model, which was added to the rewiring tool implementation of [22] for the purpose of this work, changes the type of the gate driven by the target wire. This, in turn, reduces the Psens of one of the two possible SETs (i.e. 0 -÷ 1 and 1 -÷ 0 ) that can affect the target wire for the following reason. If the target wire has a high probability of obtaining a non-controlling value of the gate that it drives, then an SET that flips the target wire to the controlling value of the gate has a high probability of propagating to its output. Consequently, Psen, will be high for that particular SET. By introducing an error that changes the type of the gate, the target wire will now have a high probability of obtaining a controlling value of this gate. Therefore, the same SET will now flip the target wire to the non-controlling value of the gate and, hence, has a low probability of propagating to its output. By extension, Psen8 will now be reduced for this particular SET. The intuition behind the gate replacement error model is illustrated using the example in Fig. 3 , which shows part of a logic circuit. Let f be the output function of this sub-circuit and gl, 92 and g3 be the input functions, expressed in terms of the primary inputs xl, x2 and X3, as illustrated in the Karnaugh maps of Fig. 3 .c, and assume that 92 is the target wire for rewiring. Since 92 has a high probability of obtaining a logic value of 0 (a non-controlling value of the OR gate that it drives), a 0 --1 SET on 92 has a high probability of propagating to the output of the OR gate. Conversely, a 1 -s 0 SET on 92 has a low probability of propagating to the output of the OR gate. When the error is introduced by changing the gate type to an AND gate, and after correcting the design error in the modified circuit of Fig. 3 .bl, the probability of a 0 -> 1 SET on 92 propagating to the output of the AND gate reduces, while the probability of a 1 --0 SET propagating to the output increases. Yet, it is possible that the aggregate impact will be favorable, reducing the SER of the circuit. For example, consider the circuit shown in Fig. 2 
Extra Input Wire Error Model
The extra input wire error model adds a similar wire to the gate driven by the target wire. This, in turn, reduces the Psen of one of the two possible SETs on the target wire for the following reason. If the target wire has a high probability of obtaining a controlling value of the gate, an SET that flips the target wire to the opposite (non-controlling) value will propagate to the output of the gate, unless another input of the gate also has a controlling value. Thus, by adding a similar wire as an extra input to the gate, we increase the probability that such a controlling value will exist and, by extension, the probability that the SET will be masked.
'The output of the circuit in the example is not affected by the change in the gate type and, thus, no correction is necessary.
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Primary Inputs
XI Primary Outputs
The intuition behind the extra input wire error model is illustrated using the example in Fig. 4 . Let 92 be the target wire for rewiring and let g9 -g4 be defined as illustrated in Fig. 4 .c. The functionality of g4 is similar to 92 (identical for 75% of the possible input combinations) and is added as an input to the OR gate in the modified circuit in Fig. 4 .b.
Since 92 has a high probability of obtaining a logic value of 1 (a controlling value of the OR gate that it drives), a 1 --0
SET on 92 has a high probability of propagating to the output of the OR gate. When g4 is added in the modified circuit, however, the probability of a 1 --0 SET propagating to the output of the OR gate is reduced since g4 will have a controlling value of the OR gate with high probability. While the addition of g4 introduces a new location where SETs might appear, the 1 -h 0 SET on g4 will often be masked at the output of the OR gate as g2 will also have the controlling value of the gate with high probability. On the other hand, a 0 --1 SET on g4 might propagate to the output of the OR gate with high probability. Yet, it is possible that the overall effect will be a reduction in the SER of the circuit. For example, consider the target wire G2 --G5 in the circuit of Fig. 2.4 .a. Wire a --G5, which is similar to G2 --G5 since it obtains the same value in 75% of the input combinations, is added in the implementation of Fig. 2.4 .b. The DEDC algorithm corrects the circuit by deleting G2 -i G5, as shown in Fig.   2 .4.c, thus reducing the SER by 1.65%.
Rewiring-Based Optimization Algorithm
As demonstrated in the previous section, rewiring operations may, indeed, reduce the SER of a circuit. Furthermore, rewiring operations have previously also been shown to significantly improve area, power consumption, delay, and testability [13, 14, 15, 16, 17] . Based on these observations, in this section we devise an algorithm that iteratively selects effective rewiring operations and evolves the circuit implementation in order to optimize a cost function reflecting a given set of design objectives.
The selection of an optimal set of rewiring operations is NP-complete and, thus, computationally infeasible. In the proposed algorithm, we follow a simple greedy heuristic, wherein, at each step, rewiring is attempted for the wire with the highest Psens in the circuit that has not been tried so far. In order to identify the most susceptible wire, we employ fault simulation of random patterns and compute the Psens for each wire by taking the ratio of the number of times that faults on the wire are sensitized to an output over the number of simulated input patterns. Then, the list of wires is sorted (SortWires() in decreasing order of their Psen, and the first wire in the list is selected as a target wire (TargetWire).
Once the target wire is selected, we perform rewiring using the four design error models of Fig. 1 
Experimental Results
In this section, we evaluate experimentally the SER reduction and associated overheads for the proposed rewiringbased design space exploration method. First, in section 5.1, we describe the setup of the experiments. Next, in section 5.2, we discuss four cost functions that we used to drive the optimization algorithm in our experiments. Then, in section 5.3, we present, analyze, and compare the results for these cost functions. Finally, in section 5.4, we discuss the shortcomings of existing SER estimation tools, eluding to the fact that the effectiveness and scalability of rewiring-based SER reduction will drastically improve as these tools mature.
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Experimental Setup
We experiment with a set of ISCAS'89 and ITC'99 benchmark circuits. The SER is computed using SERA [26] , which accounts for the rewiring effect on RSET, Pserns and Platch, and reports the SER for each output of the circuit. The area overhead is computed based on transistor counts of the original and final circuits. Power and delay overhead computation is performed using SIS [27] . The internal BDD-based power simulator in SIS is used to compute the power overhead assuming a zero-delay model. The circuit is, then, mapped to the standard lib2.genlib library, and the delay of the most critical path is used for computing the delay overhead. Finally, ATALANTA [28] is used to perform Automatic Test Pattern Generation (ATPG) and compute any loss in fault coverage during production testing.
Optimization Cost Functions
Rewiring has already been shown to be effective in optimizing area, power, delay and testability [13, 14, 15, 16, 17] . Therefore, we mainly focus on cost functions that reduce the SER while varying the constraints placed on the other design parameters. Thus, the first cost function we consider aims at minimizing the soft error rate, regardless of the impact of rewiring on the other design parameters such as area, delay, power and testability. Let improv(x) be a function that returns the ratio between parameter x of the initial circuit over the same parameter of the circuit after the rewiring operation. Then Finally, the function JointOptimization enables the joint optimization of all the design parameters, with the ability to prioritize the various optimization objectives using different weights for the corresponding design parameters. Thus, it enables the designer to optimize the overhead of the design based on the target application of the product. The JointOptimization cost function is defined as:
JointOptimization -max{wl improu(SER) (4) + w2* improv(Area) H w3* improv(Delay) H w4 * improv(Power) H w5* irnprov(Testability)} i=5 where 0 < wi < 1 andE wi = 1. The weights were set in these experiments to w, = 0.5, w2 = W3 = W4 = 0.1, and W5 = 0.2, giving higher priority to the SER reduction and the improvement in testability of a circuit implementation over the reduction in area, delay and power consumption. While we only present results using the above four cost functions, any other cost function can be used to drive the search algorithm reflecting the constraints placed by the designer on the overhead of the final design.
Analysis and Comparison
The results are presented in Table 1 for the OnlySER and SERandTest cost functions, and in Table 2 for the SERandAll and JointOptimization cost functions, respectively. Under the first major heading, we provide details about the circuits that were used: name, number of primary inputs, number of primary outputs, and gate count. Under the next two major columns, we report the percentile SER reduction2, area overhead, power overhead, delay overhead, and fault coverage loss for the OnlySER and SERandTest cost functions (SERandAlI and JointOptimization cost functions) in Table 1 (Table 2) , respectively. The key points revealed by these results are summarized below:
The third cost function, called SERandAll, reduces the SER as long as all the design parameters of the modified circuit after the rewiring operation are better than or equal to the design parameters of the initial circuit 
Discussion
The above results demonstrate that rewiring can indeed be used to reduce the SER of a logic circuit and to facilitate a common optimization framework for logic-level designspace exploration. While the attained SER reduction is significant, we would like to point out that it is a very conservative and pessimistic indication of what rewiring can achieve. The underlying reason for this has to do with limitations related to SERA, the SER assessment tool that we used in our experiments. To the best of our knowledge, SERA is the only public-domain SER estimation tool, which is the reason for using it. SERA supports a generic 0.18um CMOS library composed of standard gates that have a maximum of three inputs. Therefore, in order to assess the SER of a circuit that utilizes gates with more than three inputs, we need to split these gates into an equivalent structure that only uses gates with a maximum of three inputs. Such decomposition, however, has a very negative effect. First, the number of locations where SETs may occur in the circuit increases. Second, a gate with k inputs has, in general, a lower probability of masking SETs on its inputs than the same type of gate with n inputs, where n > k. Thus, gate decomposition increases the Psen, and, by extension, the SER of a circuit.
To make things even worse, the limited number of gate inputs results in fewer rewiring opportunities. This happens because the number of inputs to a gate after rewiring cannot exceed three, therefore preventing a large number of potential corrections from being considered. Overall, the potential of rewiring in reducing Psens is precluded by the input width of the available gates. Hence, the results reported herein reflect very conservatively the SER reduction that rewiring would achieve on the benchmark circuits, should a library of gates with more than three inputs be supported by SERA.
Our conjecture is that the SER reduction achieved by rewiring on a logic circuit constructed out of gates with up to n inputs is higher than the SER reduction of rewiring on a logic circuit constructed out of gates with up to k inputs, where k < n. To support this claim, we plot in Fig. 6 the SER reduction obtained when the library is restricted to 2-input gates only, along with the SER reduction when the library is restricted to all of the supported gates in the library of SERA (i.e. both 2-input and 3-input gates), for several benchmark circuits. As can be seen from the figure, the SER reduction obtained using 2-input gates only is, on average, 56.46% of the SER reduction obtained using 2-input and 3-input gates. This result corroborates the conjecture that rewiring-based SER reduction is expected to increase if the supported library contains wider gates.
As a final note, we would like to comment on the accuracy and scalability of our method to address the concerns of the observant reader who may have noticed that results for the on two distinct tools, a rewiring tool and an SER estimation tool. In its present form, the algorithm employs the ATPGbased method described in [22] for rewiring and SERA [26] for SER estimation. The accuracy of the SER reduction results depends on the approximation and estimation methods of the underlying SER estimation tool. In terms of scalability, ATPG-based rewiring has been shown to require less than a second to perform rewiring for circuits with more than 3K gates [22] , so scalability is not a concern. SERA, on the other hand, requires a significant amount of time for larger circuits, hence the lack of results for such benchmarks. However, development of SER estimation tools has been a very active research area in recent years [3, 5, 6, 4] . As these tools mature and become more efficient, methods employing them, such as the rewiring-based SER reduction described in this paper, will also be positively affected.
Conclusion
In addition to the various design parameters that rewiring has been shown to improve in the past, this work demonstrated that rewiring can also be used to reduce the SER of a circuit. Thus, rewiring provides an excellent basis for constructing a unified optimization framework for exploring the trade-offs between area, power consumption, delay, testability, and SER. To this end, we described an ATPG-based rewiring method that generates functionally-equivalent yet structurally-different implementations of a logic circuit using a set of simple transformation rules. We demonstrated how these transformations result in circuit implementations with reduced SER and we presented a search algorithm that iteratively evolves a design in order to satisfy a given set of design objectives. Experimental results on ISCAS'89 and ITC'99 benchmark circuits verify that SER reduction can be seamlessly and effectively integrated in the list of objectives supported by rewiring-based design-space exploration.
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